GNSS World of China

Volume 45 Issue 1
Feb.  2020
Turn off MathJax
Article Contents
PAN Weizhuang, WANG Lu, XIA Xiaoyu. A low-power design technique for GNSS anti-jam processor[J]. GNSS World of China, 2020, 45(1): 56-60. doi: DOI:10.13442/j.gnss.1008-9268.2020.01.009
Citation: PAN Weizhuang, WANG Lu, XIA Xiaoyu. A low-power design technique for GNSS anti-jam processor[J]. GNSS World of China, 2020, 45(1): 56-60. doi: DOI:10.13442/j.gnss.1008-9268.2020.01.009

A low-power design technique for GNSS anti-jam processor

doi: DOI:10.13442/j.gnss.1008-9268.2020.01.009
  • Publish Date: 2020-02-15
  • This paper presents a low-power anti-jamming processor for Global Navigation Satellite System (GNSS) smart antenna. By improving the design of mixer in GNSS anti-interference architecture, the digital high intermediate frequency mixer and filter are optimized. To further reduce the power consumption and resource occupation, an Output Double-Rate-Register(ODDR) scheme is introduced to realize the direct synthesis of high intermediate frequency signal. The experimental results show that the power consumption and hardware resources of this design are reduced by 11% and 14%, which can be applied to GNSS smart antenna system.

     

  • loading
  • [1]
    陈道伟, 唐小妹, 李柏渝,等. 导航接收机功率控制参数优化与性能分析[J]. 全球定位系统, 2014, 39(5):26-31,36.
    [2]
    马文佳. “OTrack-AJ”北斗抗干扰芯片应用技术研究[J]. 导航定位与授时, 2016, 3(2):38-41.
    [3]
    GAURAV V, VIJAY K, MANISH K. More precise FPGA power estimation and validation tool (FPEVTool) for low power applications[J]. Wireless Personal Communications, 2019, 106(4):22372246.
    [4]
    LI  S, KAVIANI A S, BATHALA K. Dynamic power[JP] consumption in VirtexTM-II FPGA family[C]//Proceedings of the ACM/SIGDA  International Symposium on Field-Programmable Gate Arrays-FPGA, 2002:157-164.DOI: 10.1145/503048.503072.
    [5]
    CARLSON S G, POPECK C A, STOCKMASTER M H,et al. Rockwell Collins’ flexible digital antijam architecture[C]//Proceedings of ION GPS, Portland, Oregon, 2003:386-389.
    [6]
    KHOURI K S, JHA N K. Leakage power analysis and reduction during behavioral synthesis[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2003, 10(6):876-885.DOI: 10.1109/ICCD.2000.878342.
    [7]
    袁晓东. 直接数据域GNSS抗干扰关键技术研究[D]. 长沙: 国防科技大学, 2012.
    [8]
    CHEN S Y S, KIM N S, RABAEY J M. Multi-mode sub-nyquist rate digital-to-analog conversion for direct waveform synthesis[C]// IEEE Workshop on Signal Processing Systems, 2008, 10(8-10):112-117.DOI: 10.1109/SIPS.2008.4671747.
    [9]
    卢杰, 张波, 杨东凯. GNSS模拟器中频源D/A设计与实现[J]. 全球定位系统, 2013, 38(2):66-69.
    [10]
    RANDALL C. Double DAC rate by using mixers as switches[J]. EDN, 2004, 49(3): 55.
    [11]
    李冰蟾, 毛波. DAC欠采样实现高中频信号的直接合成[J]. 电子技术, 2014(12):39-42,35.
  • 加载中

Catalog

    通讯作者: 陈斌, bchen63@163.com
    • 1. 

      沈阳化工大学材料科学与工程学院 沈阳 110142

    1. 本站搜索
    2. 百度学术搜索
    3. 万方数据库搜索
    4. CNKI搜索

    Article Metrics

    Article views (468) PDF downloads(85) Cited by()
    Proportional views
    Related

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return