A low-power design technique for GNSS anti-jam processor
-
摘要: 提出一种适用于全球卫星导航系统(GNSS)智能天线的低功耗抗干扰处理器设计方法. 通过改进GNSS抗干扰架构中混频器的设计,优化掉数字高中频混频器和滤波器. 为进一步降低功耗和硬件资源占用,引入输出双倍速率寄存器(ODDR)技术,实现高中频信号的直接合成. 实验测试结果表明,本设计功耗降低11%,硬件资源减少14%,可应用到GNSS智能天线系统中.Abstract: This paper presents a low-power anti-jamming processor for Global Navigation Satellite System (GNSS) smart antenna. By improving the design of mixer in GNSS anti-interference architecture, the digital high intermediate frequency mixer and filter are optimized. To further reduce the power consumption and resource occupation, an Output Double-Rate-Register(ODDR) scheme is introduced to realize the direct synthesis of high intermediate frequency signal. The experimental results show that the power consumption and hardware resources of this design are reduced by 11% and 14%, which can be applied to GNSS smart antenna system.
-
Key words:
- GNSS /
- low power /
- anti-jam /
- decimation /
- nyquist
-
[1] 陈道伟, 唐小妹, 李柏渝,等. 导航接收机功率控制参数优化与性能分析[J]. 全球定位系统, 2014, 39(5):26-31,36. [2] 马文佳. “OTrack-AJ”北斗抗干扰芯片应用技术研究[J]. 导航定位与授时, 2016, 3(2):38-41. [3] GAURAV V, VIJAY K, MANISH K. More precise FPGA power estimation and validation tool (FPEVTool) for low power applications[J]. Wireless Personal Communications, 2019, 106(4):22372246. [4] LI S, KAVIANI A S, BATHALA K. Dynamic power[JP] consumption in VirtexTM-II FPGA family[C]//Proceedings of the ACM/SIGDA International Symposium on Field-Programmable Gate Arrays-FPGA, 2002:157-164.DOI: 10.1145/503048.503072. [5] CARLSON S G, POPECK C A, STOCKMASTER M H,et al. Rockwell Collins’ flexible digital antijam architecture[C]//Proceedings of ION GPS, Portland, Oregon, 2003:386-389. [6] KHOURI K S, JHA N K. Leakage power analysis and reduction during behavioral synthesis[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2003, 10(6):876-885.DOI: 10.1109/ICCD.2000.878342. [7] 袁晓东. 直接数据域GNSS抗干扰关键技术研究[D]. 长沙: 国防科技大学, 2012. [8] CHEN S Y S, KIM N S, RABAEY J M. Multi-mode sub-nyquist rate digital-to-analog conversion for direct waveform synthesis[C]// IEEE Workshop on Signal Processing Systems, 2008, 10(8-10):112-117.DOI: 10.1109/SIPS.2008.4671747. [9] 卢杰, 张波, 杨东凯. GNSS模拟器中频源D/A设计与实现[J]. 全球定位系统, 2013, 38(2):66-69. [10] RANDALL C. Double DAC rate by using mixers as switches[J]. EDN, 2004, 49(3): 55. [11] 李冰蟾, 毛波. DAC欠采样实现高中频信号的直接合成[J]. 电子技术, 2014(12):39-42,35.
点击查看大图
计量
- 文章访问数: 381
- HTML全文浏览量: 73
- PDF下载量: 78
- 被引次数: 0